Description: Required: Bachelor's degree requiredMinimum of 5yrs writing SystemVerilog and UVM as a primary job functionExperience with verification of designs written in VHDLExperience with Linux command line workflowsExperience writing TCL to control ...
5 days ago