Description: Verification Engineer Location - Bay Area, CA Type: ... : A MINIMUM of 8-15 years in ASIC verification in the area of ... /UVM) with a strong understanding of ASIC Design and Verification flow. Experience with ...
23 hours ago