... .Understanding of AMBA protocols.Understand design specs and develop test plans ... requirementsBuild UVM/System Verilog-based verification environments for IP/subsystem/SoC ...
10 days ago
... Analysis (STA) Engineer to contribute to the timing verification and closure of ... timing analysis, debugging violations, optimizing designs for performance, and working closely ...
10 days ago