Where
Where

Jobs and careers for design verification pcie in California (2 jobs)

Period
Schedule
Employment
Source
Location
Sort by:
  • Yoh - A Day & Zimmerman Company
  • Santa Clara
Description: Design Verification Engineer - CPU Subsystem Looking for a Design Verification Engineer to play ... UVM, with a focus on developing verification environments, executing test plans, & ... , UVC development, & verification of complex protocols like ...
7 days ago
  • Yoh - A Day & Zimmerman Company
  • Santa Clara
Description: Design Verification Engineer - CPU Subsystem Looking for a Design Verification Engineer to play ... UVM, with a focus on developing verification environments, executing test plans, & ... , UVC development, & verification of complex protocols like ...
a month ago