Description: Verification Engineer Fremont, CA BSEE or BSCS, ... plansDesigning and implementing SystemVerilog / UVM test benches for constrained-random verificationDeveloping ... and debugging directed and random test casesExperience with automation/scripting ( ...
16 days ago