Description: Verification Engineer Fremont, CA BSEE or BSCS, ... and implementing SystemVerilog / UVM test benches for constrained-random verificationDeveloping ... debugging directed and random test casesExperience with automation/scripting (Python, Perl, ...
19 days ago