... plansDesigning and implementing SystemVerilog / UVM test benches for constrained-random verificationDeveloping ... and debugging directed and random test casesExperience with automation/scripting (Python ...
20 days ago