Description: Strong expertise along-with complex SoC/IP debug is must At-least 5+ years of experience in System Verilog HVL and C/C++. AMBA AXI bus along-with ARM or C based processor Experience in complete verification cycle which includes development of ...
23 hours ago
... of microservices architecture, event-driven design, and serverless frameworks. Strong experienc
17 hours ago