... for a highly skilled Physical Design Engineer to work at block level ... top level for high-performance ASICs, SoCs, and custom silicon chips ... , clock tree synthesis (CTS), routing, timing closure, and sign-off verification ...
6 days ago