Description: Role: Design Verification Engineer Location: Mountain View, CA (Hybrid ... Contract Job Description Design Verification Engineer Key Responsibilities: 08-14 Years ... UVM/System Verilog-based verification environments for IP/subsystem/SoC level testing ...
3 days ago