... working as a CAD or AE engineer, supporting Front End Silicon Design ...
6 days ago
Description: job summary: Define, document, and implement a UVM verification environment including agents and scoreboards Write test plans and implement them by developing tests, test generators, test benches, checkers, coverage, and other verification ...
a day ago