... Verification Engineer with 5-8 years of experience of pure verification in FPGA. This is a pure Verification Engineer ... will be doing: Purely verification of FPGAProgramming using SystemVerilogDevelop OO ... with UVM, Universal Verification MethodologyExperience
11 days ago