... Description: Must Have Skills: ASIC RTL Design.Verilog / SystemVerilog.Clock Domain Crossing ... (CDC) Analysis.Functional simulation debug.RTL Synthesis.Digital ASIC/FPGA Designer ... scienceExperience in front-end ASIC design EDA flows including: Synopsys
20 days ago