... : We are looking for Digital ASIC/FPGA Designer for our ... Must Have Skills: ASIC RTL Design.Verilog / SystemVerilog.Clock Domain ... Functional simulation debug.RTL Synthesis.Digital ASIC/FPGA Designer with ... in front-end ASIC design EDA flows including: Synopsys
19 days ago