... ON Job Title: Digital ASIC/FPGA Designer Job Location: ... Description: Must Have Skills: ASIC RTL Design.Verilog / SystemVerilog.Clock ... debug.RTL Synthesis.Digital ASIC/FPGA Designer with at ... in front-end ASIC design EDA flows including: Synopsys
19 days ago