Description: Job Description: Full chip and Block constraints development and constraints generation. Full chip and Block Synthesis, STA, and timing closure using Primetime and DMSA flow Run and debug Formality and VCLP Tools Interfacing with internal and ...
a day ago