... , hardware and system) on architecture and system validation. Responsible for supporting our ASIC ... synthesis, Timing constraints, ASIC backend support, FPGA low level tests on ... be using the tools below: System VerilogPerl, awk or sed scripting
21 hours ago