Description: Senior Design Verification Engineer SV/UVM Contract Long Term Multiple roles- San francisco BayArea Key ResponsibilitiesOwn the verification of complex IP/subsystems using SystemVerilog and UVM methodologyDevelop robust testbenches and ...
a day ago