Description: Role: CAD/EDA Engineer Silicon Design/Verification Infrastructure Location: San Francisco, CA ... /CAD SoC/IP design and/or verification infrastructure development. Proficiency ... experience. Knowledge of ASIC/SoC design flows, SystemVerilog, and UVM ...
15 days ago