Description: Role: CAD/EDA Engineer Silicon Design/Verification Infrastructure Location: San Francisco, ... in EDA/CAD SoC/IP design and/or verification infrastructure development ... experience. Knowledge of ASIC/SoC design flows, SystemVerilog, and UVM. ...
11 days ago