Description: Senior Design Verification Engineer SV/UVM Contract Long Term ... francisco BayArea Key ResponsibilitiesOwn the verification of complex IP/subsystems using ...
12 days ago
Description: Title: Pre-Silicon Verification Engineer Contract Length: Initial 6-month contract ( ...
21 days ago
Description: Should be good in hands-on using SV/UVM. AMBA (especially AXI is a must) Experience in updating sequence, test, running and debugging Experience in PCIE or C based is a plus
21 days ago
Description: Role: CAD/EDA Engineer Silicon Design/Verification Infrastructure Location: San Francisco, CA ... SoC/IP design and/or verification infrastructure development. Proficiency in modern ...
27 days ago
Description: Static Timing Analysis (STA) Engineer <> Job Overview:We are seeking a ... Analysis (STA) Engineer to contribute to the timing verification and closure of ...
7 days ago