Description: Role: CAD/EDA Engineer Silicon Design/Verification Infrastructure Location: San Francisco ... 5+ years of experience in EDA/CAD SoC/IP design and/or ... work experience. Knowledge of ASIC/SoC design flows, SystemVerilog, and UVM. Experience ...
15 days ago