Description: Position: PCIe Validation Engineer Experience: 5 8 Years Location : San Jose , ... Tools Role Highlights: PCIe subsystem validation on SoC platformsPost-silicon bring ...
5 days ago
... include schematic design, PCB layout, board bring-up, validation, debugging, and end ...
5 days ago