Description: Package Design Engineer in the US, ... , Cadence, PLA knowledge Multiple layers package design (8+) experience Understanding of substrate ... assembly rule Possess Flip Chip Package Design Concept Good communication skill ...
14 days ago