Where
Where

Jobs and careers temporary for fpga rtl design engineer from the company Dexian disys in San Jose (2 jobs)

Salary
Period
Schedule
Source
Location
Sort by:
  • Dexian DISYS
  • San Jose
$74 $75 an hour
Description: Memory/FPGA Validation Engineer San Jose, CA (100% Onsite) 6 + ... of scripting (Python, Tcl) and FPGAs (Altera) Experience with Vivado and ...
16 days ago
$90 $95 an hour
Description: Mixed Signal Model Verification Engineer San Jose, CA (Hybrid) 3 + Months $ ... background in analog integrated circuit design and read
2 days ago