Where
Where

Jobs and careers for soc design verification engineer from the company Dexian disys in San Jose (1 jobs)

Salary
Period
Schedule
Employment
Source
Location
Sort by:
$90 $95 an hour
Description: Mixed Signal Model Verification Engineer San Jose, CA (Hybrid) 3 + Months $ ... SystemVerilog, including real number modeling. Verification Flow: Strong understanding of HDL ... background in analog integrated circuit design and read
4 days ago