Description: Position: Physical Design Engineer Location: San Jose CA (Day-1 ... fullchip SDCs and works with physical design and DFT teams to close ... also do block level RTL design or block or top-level ...
6 days ago