Description: Role: Design Verification Engineer Location: San Jose CA Job ... mixed signal interfaces. Requires UVM, System Verilog, SVA Develop test plans ... simulations and work with design engineers to verify fixes. Write diagnostics ...
21 days ago