Description: Role: Design Verification Engineer Location: San Jose CA Job ... mixed signal interfaces. Requires UVM, System Verilog, SVA Develop test plans ... ,UVM Debug RTL and Gate simulations and work with design engineers to ...
15 days ago