... : Senior ASIC Design Engineer Location: San Jose, CA (Complete onsite) Experience: 8+ years ... -million gate SoC designs onto prototyping platforms, creating design partitions, FPGA builds ... engage in block-level RTL design or block or top-level ...
5 days ago