... EngineerIntroduction:An experienced Signal Integrity Engineer with at least 5 years of ... interface development and validation. The engineer will be working on cutting ...
6 days ago
... models, Develop test plan etc.. System Verilog, Unix/Linux, Cadence tools ...
16 hours ago