Description: Role: Staff Machine Learning Engineer Location: San Jose, CA (Onsite) ... reason over Verilog/SystemVerilog and RTL artifacts-code generation, refactoring, lint ... spec to RTL assistance. We're looking for a Staff level engineer to ...
2 days ago