Description: Solid understanding of digital design concepts, RTL design (Verilog/VHDL), and computer architecture. Hands-on experience with formal verification tools (e.g., JasperGold, Questa Formal, OneSpin, Synopsys VC Formal). Proficiency in writing ...
10 days ago