... Solid understanding of digital design concepts, RTL design (Verilog/VHDL), and ... computer architecture. Hands-on experience with formal verification ... . Experience with simulation-based verification (UVM, SystemVerilog). Familiarity ...
9 days ago