Description: Solid understanding of digital design concepts, RTL design (Verilog/VHDL), and computer ... -on experience with formal verification tools (e.g., JasperGold, Questa Formal, OneSpin, Synopsys ...
14 days ago