Description: RTL Design Engineer - Senior Responsible for RTL design using ... and debug. Read and comprehend System on Chip level architectural specification ... of digital components in Verilog/system
15 days ago