... Description: Job Title: Chip-Level Timing Constraint Development EngineerLocation: San Jose, ... and validate timing constraints (SDC) for complex chip-level ASIC designs Perform ... static timing analysis (STA) to ensure full timing ...
23 hours ago