... Silicon Power Analysis and Optimization Engineer for our client in San ... : Silicon Power Analysis and Optimization Engineer Job Location: San Jose, CA ... in low power ASIC design.Proficiency in RTL design languages like Verilog ...
11 days ago