... : San Jose CA Job Description: Architect block and full-chip verification ... mixed signal interfaces. Requires UVM, System Verilog, SVA Develop test plans ...
16 days ago
Get new senior system architect jobs in San Jose by email
By creating a job alert, you agree to our Terms You can change your consent settings at any time by unsubscribing or as detailed in our terms.