Description: Position: Physical Design Engineer Location: San Jose CA (Day-1 ... have/Primary skills: Fullchip timing, SDC changes back to block level ... , Block/Full chip SDC development, Static Timing Analysis, Primetime ...
2 days ago