... Description: Role: Design Verification Engineer Location: San Jose CA Job ... , System Verilog, SVA Develop test plans and coverage metrics from ... write block and chip-level tests in C,SV,UVM Debug ... simulations and work with design engineers to verify fixes. Write ...
22 days ago