Description: Job Title: Senior ASIC Design Engineer Location: San Jose, CA What ... designs onto prototyping platforms, creating design partitions, FPGA builds, and testbenches to simulate FPGA ... engage in block-level RTL design or block or top-level ...
13 days ago