Description: Job Title: Emulation & Functional Verification Engineer Location: San Jose, CA (Onsite) ... -level validation.Perform Design Functional Verification using System Verilog and UVM ...
26 days ago
Get new fpga verification engineer jobs in San Jose by email
By creating a job alert, you agree to our Terms You can change your consent settings at any time by unsubscribing or as detailed in our terms.