Description: Title: Verification Engineer - Hybrid Description: JOB DUTIES: Participate ... in the UVM testbench development, test plan & verification of a Complex SOC ...
20 days ago
Get new fpga test engineer jobs in San Jose by email
By creating a job alert, you agree to our Terms You can change your consent settings at any time by unsubscribing or as detailed in our terms.