Description: Position: Senior ASIC Design Engineer Emulation(HAPS Engineer) Location: San Jose, CA ( ... designs onto prototyping platforms, creating design partitions, FPGA builds, and testbenches to simulate FPGA ... in block-level RTL design or block or top- ...
2 days ago