... Design Engineer Emulation(HAPS Engineer) Location: San Jose, CA (Complete onsite) Experience ... -million gate SoC designs onto prototyping platforms, creating design partitions, FPGA builds ... engage in block-level RTL design or block or top-lev
9 days ago