... interfaces. Requires UVM, System Verilog, SVA Develop test plans and coverage metrics ... write block and chip-level tests in C,SV,UVM Debug RTL ...
28 days ago
Get new ba and system test support jobs in San Jose by email
By creating a job alert, you agree to our Terms You can change your consent settings at any time by unsubscribing or as detailed in our terms.