Description: Title: Verification Engineer Location: San Jose, CA (5 days ... Design Functional Verification (SV/UVM) Software (Test) and Hardware (Emulation) ValidationWhat we ... -least 2+ years of experience in emulation (Cadence Palldium, Synopys HAPS) At ...
5 days ago