... lead responsibility for validating PCIe and its subsystems on multiple SoC platforms ...
22 days ago
Description: Position: PCIe Validation Engineer Exp: 5-8 years PCIe Gen 4/5/6, CXL, ... lead responsibility for validating PCIe and its subsystems on multiple SoC platforms ...
22 days ago