$50
$65
an hour
... : Title: Mixed-Signal Design Verification Engineer Location: San Jose, CA Key ... -Verilog RTL coding including state machines, adders, multipliers, combinatorial logic, etc ...
12 days ago